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Abstract- Conceptually new constant-gm input-stage archi- 
tecture is presented. It provides near constant net transcon- 
ductance independent of transistor operating region - strong, 
moderate or weak inversion. One possible implementation 
of the proposed architecture is discussed in details. Its op- 
eration has been experimentally verified. Results from per- 
formed measurements are included. 
1 Introduction 
One way to achieve near rail-to-rail operation of an op-amp 
which is to  be used in unity-gain configuration is to em- 
ploy a complementary input stage. The simplest such stage 
consists of an n-channel and pchannel diff-pairs driven in 
parallel. This simple input stage however is rarely used be- 
cause its net transconductance gmT varies by a factor of two 
over the common-mode input range. In mid-supply, where 
both pairs operate, the net transconductance is given by: 
where gmno and gmPo denote respectively the nominal trans- 
conductance of the n-channel and pchannel differential 
pairs. However, when the input common-mode voltage ap- 
proaches Vsup (ground) the pchannel (n-channel) pair is 
not functioning and gmT reduces to gmno (gmPo) respec- 
tively. This variation does not allow optimal frequency 
compensation of multi-stage op-amps. This effect has been 
disscussed extensively elsewhere [2]. 
In the last several years a few input stage topologies 
with reduced gm,-variation have been reported. Those 
structures are often referred to as “constant-g, rail-to-rail’’ 
input stages. Most of these circuits are either “strong- 
inversion” [1],[2],[8] or “weak-inversion” architectures [7], 
[9]. That is: they can provide near constant net transcon- 
ductance in strong or weak inversion mode of operation, 
but not in both of them. 
An interesting input topology was reported in [3]. It 
was designed to provide low gm-variation in weak as well 
as strong inversion mode of operation. Architectures hav- 
ing such a property are called “universal”. This structure 
appears to be the first attempt of a design of a univer- 
sal input stage.l This structure can be viewed as being 
comprised of a pair of constant-gm weak-inversion input 
stages connected in parallel2 (see Fig. l (a) .  When this 
topology is operated in weak inversion, its transconduc- 
tance remains constant over the entire rail-to-rail input 
‘Three other universal input stage topologies has been described re- 
’Same is the configuration of the structures reported in [5] and [6]. 
cently [41, [5], 161. 
Figure 1: Universal constant-gm consisting of two “weak- 
inversion” architectures connected in parallel. 
common-mode range. When it is operated in strong inver- 
sion within the corresponding transition region, the region 
where the switching between pairs occurs, the transcon- 
ductance of each stage exhibits an increase of 40% from 
its nominal value (see Fig. l(b)).  However, since the two 
“bumps” do not coincide they cause only a 20% variation 
in the total transconductance. 
In this paper we describe alternative way of configuring 
universal constant-gm input stage. The proposed circuit 
was fabricated via MOSIS. Measured results are presented. 
2 New Class of Universal Constant- 
Gm Input Stages 
As mentioned in the introduction there are many different 
CMOS rail-to-rail input stages. They all, however, have a 
common feature: 
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Their ne t  transconductance as the sum of two (or  more) 
individual transconductances, each a non-negative 
func t ion  of the input common-mode voltage. 
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2: Proposed constant-gm architecture. 
Theoretically, there exists another alternative: 
Constant ne t  transconductance formed as a s u m  of 
positive as well as negative individual transconductances 
In this section, we will discuss the implementation and the 
properties of rail-to-rail input stages whose operation is 
based upon the above-stated general idea. 
2.1 ’ The Architecture 
Fig. 2 shows the conceptual schematic of an input stage, 
whose flat transconductance is achieved by combining two 
positive (those of the diff. pair stages) transconductances 
and a suitably chosen negative transconductance. The neg- 
ative one is contributed by the additional stage labeled 
“augmenting stage.” Clearly, any implementation of this 
general architecture would require at least three differen- 
tial pairs driven in parallel. 
To implement the general Fig. 2 topology we first need 
to  design a differential stage whose transconductance is 
non-zero only in the mid-supply region. Such a circuit is 
shown in Fig. 3(a). It utilizes an n-channel and a p-channel 
diff. pair. The n-channel pair is the core of the augmenting 
stage, while the p-channel one is embedded into the branch 
providing the biasing. 
The operation of the Fig. 3(a) structure can be explained 
as follows. For low common-mode input voltages transis- 
tor M7 is biased in saturation. Thus, the presence of the 
p-channel pair will not alter the operation of the Mt,-M, 
branch and the current conducted by the diode-connected 
transistor M4 would be Io. In this region, the operation 
of the input stage as well as the variation of its transcon- 
ductance will be identical to that of an n-channel diff. pair 
with,regular (constant) biasing (e.g. Fig 3(b)) and will be 
solely determined by the operating region (saturation or 
triode) of M3. 
In the mid-supply region M7 as well as M3 will be in 
saturation. Thus, the tail current will take its nominal Io 
value and the transconductance in this region will be al- 
most constant and equal to gm,(Io) (see the equivalent 
I I 
Figure 3: (a) Schematic of the required augmenting stage. 
Equivalent circuits: (b) for near-ground and mid-supply 
region; (c) for mid-supply region; (d) for mid-supply and 
near-rail region; 
Fig. 3(c) circuit). 
As the input common-mode voltage approaches the sup- 
ply rail, due to  the presence of the p-channel diff. pair, M7 
will go into the triode region. The current conducted by 
this transistor ( I p )  is mirrored by the fully operational (in 
this region) M3 - M4 current mirror (e.g. Fig. 3(d)) and 
provided as a bias current for the n-channel diff. pair. As 
I p  reduces, so does the transconductance of the n-channel 
The configured constant-gm input stage is shown in Fig. 4. 
For proper operation all transistors comprising the aug- 
menting stage should be made identical to the correspond- 
ing complementary stage transistors. It is important to 
note that the input terminals of the augmenting stage are 
interchanged when compared to  those of the complemen- 
tary stage. Thus, the small-signal currents of the augment- 
ing and complementary stage will be 180’ out of phase, 
which is equivalent to a negative gm-contribution from the 
augmenting stage. 
The individual transconductances as well as the net trans- 
conductance of the Fig. 4 input stage for all five distinct 
common-mode regions are summarized in Table 1. This 
table clearly shows that the input stage can have con- 
stant transconductance over the entire common-mode in- 
put range provided the n-channel transistors have the same 
gm - I relation as that of the p-channel transistors; i.e., 
Pair 9mdIo)  2 gmn(Ip) L 0. 
gm,(I) = gmp(l)  f o r  any value of I (2) 
Note that the actual gm vs. I relation is not impor- 
tant. This suggests that the developed input stage can po- 
tentially provide constant net transconductance indepen- 
dently of the operating mode (strong, moderate or weak 
360 
I I L  
L I  I 
* all augmenting stage transistors are matched to the corresponding 
complementary stage transistors 
Figure 4: Schematic of proposed universal constant-gm in- 
put stage. 
TRANSCONDUCTANCE of 
Table 1: Summary of the transconductances of Fig. 4 cir- 
cuit for all five distinct common-mode regions. 
inversion). 
transistor [l l]  
Using the EKV gm expression of a saturated MOS 
(3) 
where G(z) = n - is the slope factor and 
IS = 2nPU;, it is easy to show that ( 2 )  requirement will 
be satisfied provided: 
Pn = Pp and nn = n P  (4) 
are satisfied. In practice however neither of those two con- 
ditions can perfectly be met. Experimental results (to 
be presented next) show that beta and slope-factor mis- 
matches cause a certain gm-variation, but do not alter the 
“universal” nature of this topology. 
2.2 Experimental Results 
The Fig. 4 input stage was fabricated using H P  SCN12 
(a 1 . 2 ~  CMOS process) available via MOSIS. The aspect 
ratios of the used transistors were as follows: 
M I ,  M2, MS and MS - 3013.6; 
M3, M4, M I O  and Mb2 - 2 x 3013.6; 
Ms, M6, M11 and M12 - 2 x 34.812.4; 
M7,,M13 and Mbl - 4 x 34.812.4; 
-  -  the Gain Stage 
Figure 5: High-swing gain stage used in the input stage 
evaluation. 
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Figure 6:  Measured net transconductance variation of the 
Fig. 4 input stage vs. common-mode input voltage 
The input stage was connected (externally) to a high- 
swing gain stage and its net transconductances was mea- 
sured for thirty different points over the common-mode 
(0 - 3V) input range. The schematic of the used gain stage 
is shown in Fig. 5. This circuit exhibits output resistance 
amparable to that of a cascode. Its output swing however 
is better than that of commonly used “high-swing’’ archi- 
tecture. More details about this structure and its principle 
of operation can be found in [lo]. 
To demonstrate the universal nature of this input stages 
the net transconductance of Fig. 4 input stage was mea- 
sured for two different bias currents (40pA and 11pA).  
Fig. 6 shows a plot of the variation of its net transconduc- 
tance expressed as percentage of the nominal transconduc- 
tance value. Performed calculations, using data provided 
for run, showed that the.observed variation is mainly due 
to the non identical and common-mode dependent slope 
factors (n, and np)  rather than ,&mismatch. 
Since the transconductance of an MOS transistor in strong 
inversion is proportional to 1 1 6  while in weak inversion is 
proportional to l / n ,  the slightly larger gm-variation in the 
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Figure 7: Measured input offset vs. common-mode voltage 
of an unbuffered op-amp employing Fig. 4 rail-to-rail input 
stage.. 
1 lpA case is additional proof of the fact that the transcon- 
ductance variation is due to  slope-factor mismatch. 
The input offset voltage of the unbuffered op-amp con- 
figured by connecting Fig. 4 input stage to  Fig. 5 gain stage 
was measured as well. Its value as a function of the input 
common-mode voltage is plotted in Fig. 7. In general, a 
common-mode dependent offset is created whenever there 
is a mismatch between a pair of “matched” transistors and 
their bias currents vary with the common-mode voltage. 
Such pairs of transistors are present in both the input stage 
(the diff. pair transistors) and the gain stage3. Thus, the 
measured offset is an aggregate of the input-stage and the 
gain-stage offsets. Since transistor mismatches and thus 
the resulting offsets are random, one would need to  take 
data over many chips in order to draw definite conclusions 
from the Fig. 7 plots. 
3 ‘Conclusions 
CMOS op-amp input-stage architecture is presented. It has 
a rail-to-rail operating range with near constant transcon- 
ductance. Unlike most such circuits, the variation of its net 
transconductance is little sensitive to the operating mode of 
the used MOS transistors (weak, moderate or strong inver- 
sion). The proposed circuit was fabricated and measured. 
Experimental results showed that the transconductance of 
this input stage exhibits some 5% variation over common- 
modefinput range. Most of this variation can be attributed 
to mismatch of transistor slope factors. 
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